

# Clock Control (CLK)



- Multiple clock sources for full flexibility in RUN/Low Power modes
  - HSE (High Speed External oscillator): 1MHz to 16MHz main osc
    - Can be bypassed with external clock
  - HSI (High Speed Internal RC): factory trimmed internal RC oscillator 16MHz calibrated in factory +/-2% max at ambient temperature
    - Feeds System clock after reset or exit from HALT/Active HALT mode for fast startup
    - Backup clock HSI/8 in case HSE failure
  - LSI (Low Speed Internal RC): 38 kHz internal RC for IWDG and optionally for the RTC/LCD and BEEP used for Auto Wake-Up (AWU) from Active HALT mode
  - LSE (Low Speed External oscillator): 32.768 kHz osc provides a precise time base with very low power consumption (max 06µA). Optionally drives the RTC/LCD for Auto Wake-Up (AWU) from Active HALT mode.
    - Can be bypassed with external clock
- ➔ ***Each clock source is enabled by Hardware when its selected to be used as source for: System clock, RTC clock, CCO output, IWDG (LSI) or BEEP (LSI/LSE) and can't be disabled while its being used.***

# Clock Scheme & Features L15x



- **System clock sources** • **Configurable dividers to provide CPU and peripherals clocks**

- HSI
- HSE
- LSI
- LSE

HSI/8 default after reset\*

- **Peripheral clock gating (PCG)\*\***

- Enable or disable the clock for each peripherals to reduce power consumption

- **RTC/LCD Clock sources**


- HSI
- HSE
- LSI
- LSE

- **Fast and efficient System clock switching**

- Clock sources can be changed safely on the fly in run mode through a configuration register

- **Configurable clock output on CCO Pin (PC4)**

- **Clock Security System (CSS) to backup clock in case of HSE clock failure (HSI feeds the system clock)**



(\*\*) PCLK, clock gating for USART1,I<sup>2</sup>C1,SPI1,TIM1..4,DAC,ADC1,LCD,DMA1,WWDG,COMP

- The RTC has two clock sources
  - **RTCCLK** used for RTC timer/counter.
    - When the HSE or HSI clock is selected as RTCCLK source, this clock must be divided to have a maximum of 1 MHz as input for the RTCCLK.
  - **SYSCLK** used for RTC register read/write access. This clock is gated by bit2 in the Peripheral clock gating register 2 (CLK\_PCKENR2)
- The LCD has two clock sources
  - **RTCCLK** divided by 2 used to generate the LCD frame rate. This clock is gated by bit3 in the Peripheral clock gating register 2 (CLK\_PCKENR2).
    - Consequently, even if the RTC is not used in the application the RTCCLK must be configured to drive the LCD.
  - **LCDCLK** used for LCD register read/write access. This clock is derived from SYSCLK by setting the bit3 in the Peripheral clock gating register 2 (CLK\_PCKENR2).
    - In Active Halt mode the LCDCLK source is RTCCLK instead of SYSCLK.

# Peripheral Clock Gating (PCG)



- PCG allows to cut the clock feeding to selected peripherals in order to decrease the power consumption. This is applicable for both Run and Wait modes
- Peripherals which clock can be gated:
  - USART1, I<sup>2</sup>C1, SPI1, TIM1..4, DAC, ADC1, LCD, DMA1, WWDG, COMP
  - RTC, LCD, BEEP (only system clock to register, not counter clock)
- After reset all peripheral clocks are disabled, to enable or disable or enable the clock for each peripheral:
  - Set/Reset the corresponding PCKENx bit in CLK\_PCKENR1/2 register
  - Then set the peripheral enable bit in the corresponding control register

# Configurable Clock Output (CCO)



- Steps to configure the required CCO:
  - Configure CCO pin (PC4) as output push pull (**set the related bit in CR1**)
  - Select the clock to output and the prescaler in CLK\_CCOR register
- The clock source selected in the CCO register will be automatically switched ON if not done previously by the user
- In order to know if the selected clock signal is ready: check CCOSWBSY bit
- If the CCO feature is switched OFF, the CCO pin has to be re-configured in input floating (default I/O state) by the user

# Clock Scheme & Features L101



- **System clock sources • Configurable dividers to provide CPU and peripherals clocks**

- HSI
- LSI

HSI/8 default after reset\*


- **Peripheral clock gating (PCG)\*\***

- Enable or disable the clock for each peripherals to reduce power consumption

- **Fast and efficient System clock switching**

- Clock sources can be changed safely on the fly in run mode through a configuration register

- **Configurable clock output on CCO Pin (PC4)**



## CONFIDENTIALITY OBLIGATIONS:

THIS DOCUMENT CONTAINS SENSITIVE INFORMATION.

IT IS CLASSIFIED "MICROCONTROLLERS, MEMORIES & SECURE MCUs (MMS) RESTRICTED AND ITS DISTRIBUTION IS SUBMITTED TO ST/MMS AUTHORIZATION

AT ALL TIMES YOU SHOULD COMPLY WITH THE FOLLOWING SECURITY RULES:

- DO NOT COPY OR REPRODUCE ALL OR PART OF THIS DOCUMENT
- KEEP THIS DOCUMENT LOCKED AWAY
- FURTHER COPIES CAN BE PROVIDED ON A "NEED TO KNOW BASIS", PLEASE CONTACT YOUR LOCAL ST SALES OFFICE OR DOCUMENT WRITTER.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics  
All other names are the property of their respective owners

© 2015 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

[www.st.com](http://www.st.com)